

WHAT IS CLAIMED IS

5

1. A circuit for changing clocks,
comprising:

a clock generating circuit which generates
an output clock signal by controlling a frequency of
10 an original clock signal; and

a control circuit which controls said
clock generating circuit in response to an operation
mode change signal indicative of a change from a
first operation mode to a second operation mode of
15 an external circuit operating based on the output
clock signal, thereby changing the output clock
signal from a first frequency corresponding to the
first operation mode to a third frequency and then
from the third frequency to a second frequency
20 corresponding to the second operation mode, the
third frequency having a frequency between the first
frequency and the second frequency.

25

2. The circuit as claimed in claim 1,
wherein said control circuit controls said clock
generating circuit so as to change the third
30 frequency gradually between the first frequency and
the second frequency.

35

3. The circuit as claimed in claim 1,
wherein said clock generating circuit includes:

a frequency divider which performs frequency division; and

a decimated clock generating circuit which decimates clock pulses.

5

4. The circuit as claimed in claim 1,
10 wherein said clock generating circuit includes:

a frequency divider which generates one or more frequency-divided clock signals by dividing the original clock signal;

a selector circuit which selects one of
15 the original clock signal and said one or more frequency-divided clock signals as a selected clock signal; and

a decimated clock generating circuit which decimates one or more clock pulses of the selected
20 clock signal for outputting as the output clock signal,

wherein said control circuit controls the selection performed by said selector circuit and the decimation performed by said decimated clock
25 generating circuit in response to the operation mode change signal.

30

5. The circuit as claimed in claim 4,
wherein said control circuit includes a memory circuit for storing data indicative of a time
duration in which the intervening frequency is
35 maintained.

6. The circuit as claimed in claim 5,
wherein each said data stored in said memory circuit
5 corresponds to one of a plurality of different types
of the operation mode change signal.

10

7. The circuit as claimed in claim 4,
wherein said control circuit includes a register for
storing a rate of the pulse decimation performed by
said decimated clock generating circuit.

15

8. The circuit as claimed in claim 7,
20 wherein each said rate stored in said register
corresponds to one of a plurality of different types
of the operation mode change signal.

25

9. The circuit as claimed in claim 1,
wherein the operation mode change signal is one of a
plurality of types of operation mode change signals,
30 and said control circuit changes the controlling of
said clock generating circuit depending on a type of
the operation mode change signal.

35

10. The circuit as claimed in claim 9,

wherein the operation mode change signals include an
operation mode change signal indicative of a change
to a state in which an operation of the external
circuit is suspended and an operation mode change
5 signal indicative of a change to a state in which
the operation of the external circuit is restored.